



# Design and analysis of novel La:HfO<sub>2</sub> gate stacked ferroelectric tunnel FET for non-volatile memory applications

Neha Paras<sup>a,\*</sup>, Shiromani Balmukund Rahi<sup>b</sup>, Abhishek Kumar Upadhyay<sup>c</sup>, Manisha Bharti<sup>d</sup>, Young Suh Song<sup>e</sup>

<sup>a</sup> Jawaharlal Nehru University, New Delhi, India

<sup>b</sup> Indian Institute of Technology, Kanpur, India

<sup>c</sup> X-FAB Dresden GmbH & Co. KG, Dresden, Germany

<sup>d</sup> National Institute of Technology, Delhi, India

<sup>e</sup> Korea Military Academy, Seoul, Republic of Korea

## ARTICLE INFO

### Keywords:

FeTFET

Ferroelectric material

Memory window

TFET

Low power

## ABSTRACT

Recent experimental studies have shown lanthanum-doped hafnium oxide (La:HfO<sub>2</sub>) possessing ferroelectric properties. This material is of special interest since it is based on lead-free, simple binary oxide of HfO<sub>2</sub>, and has excellent endurance property ( $1 \times 10^9$  field cycles without fatigue). There exists substantial information about the material aspects of La:HfO<sub>2</sub> but it lacks proven application potential for CMOS-compatible low-power memory design. In this work, 10 % La metal cation fraction of HfO<sub>2</sub> (La:HfO<sub>2</sub>) is proposed as the gate stack material in tunnel FET (TFET) for its potential as a memory device. 2D device simulations are carried out to show that the proposed ferroelectric TFET (FeTFET) provides the largest memory window (MW) as compared to present perovskite ferroelectric materials such as PZT, SBT (SrBi<sub>2</sub>Ta<sub>2</sub>O<sub>9</sub>) and silicon doped (4.6 % Si in HfO<sub>2</sub>) hafnium oxide (Si:HfO<sub>2</sub>). The larger window is attributed to greater polarization, and the calculation of MW is quantified by the shift in threshold voltage ( $V_{th}$ ). The simulations carried out in this work suggest that La:HfO<sub>2</sub> can be adopted as a potential ferroelectric material to target low-power FeTFET design at significantly reduced ferroelectric layer thickness.

## 1. Introduction

Immense research on TFETs has been done so far, which points towards their suitability as an alternative to conventional MOSFETs since they are expected to surmount the fundamental shortcomings of MOSFETs by employing the concept of band-to-band tunneling of charge carriers [1–7]. TFET allows a more significant reduction in supply voltages with reduced power consumption. Integrating the ferroelectric gate stack with TFETs has attracted researchers' interest in the memory applications domain. Dynamic Random Access Memories (DRAMs) and Flash memories are being used hand in hand as one provides speed and the other provides non-volatile functionality. Modern-day electronics require non-volatile memories having a compact size, low power consumption, and faster speed. In this regard, ferroelectric materials are being explored as an energy-efficient compact-sized alternative to existing non-volatile memories [8–18]. Data storage and retention in

ferroelectric-based memories is achieved owing to the hysteresis property of the ferroelectric materials, which is controlled by the applied electric field [19–22]. The most commonly used ferroelectric materials faced severe limitations in terms of high leakage currents, time-dependent breakdown over repeated cycles of use, and scaling capabilities as they required large ferroelectric layer thickness to get the necessary MW. Si:HfO<sub>2</sub> is one of the most promising ferroelectric layer candidates right now since it provides a large MW with the additional advantage of CMOS compatibility [23]. Ferroelectric-based TFETs have a huge potential to be used as non-volatile memory with a significantly large MW. TFET's (shown in Fig. 1) working principle is quantum tunneling of the charge carriers through the barrier contrary to the classical mechanism of thermionic emission of charge carriers over the barrier. When a positive voltage is applied on the gate of TFET, the energy bands of the channel bend downward and electrons from the valence band of the P-type source tunnel into the conduction band of the

\* Corresponding author.

E-mail addresses: [neharao1993@gmail.com](mailto:neharao1993@gmail.com) (N. Paras), [sbrahi@gmail.com](mailto:sbrahi@gmail.com) (S.B. Rahi), [meetabhishek14@gmail.com](mailto:meetabhishek14@gmail.com) (A.K. Upadhyay), [manishabharti@nitdelhi.ac.in](mailto:manishabharti@nitdelhi.ac.in) (M. Bharti), [sys1413@snu.ac.kr](mailto:sys1413@snu.ac.kr) (Y.S. Song).

<https://doi.org/10.1016/j.memori.2024.100101>

Received 26 December 2023; Received in revised form 25 January 2024; Accepted 25 January 2024

Available online 5 February 2024

2773-0646/© 2024 The Author(s). Published by Elsevier Ltd. This is an open access article under the CC BY license (<http://creativecommons.org/licenses/by/4.0/>).




Fig. 1. Device design of La:HfO<sub>2</sub> FeTFET.




Fig. 2. Simplified capacitance model of the proposed device.

**Table 1**  
Ferroelectric property values of currently used ferroelectric materials [23, 32–35].

Material	$P_r$ ( $\mu\text{C}/\text{cm}^2$ )	$E_c$ (MV/cm)	$\epsilon_r$
SBT	8	0.08	250
PZT	32	0.26	250
Si:HfO <sub>2</sub>	9	1.1	32
La:HfO <sub>2</sub>	27.7	1.4	26

**Table 2**  
Device simulation parameters.

Parameter	Symbol	Value
Source Doping (Boron) ( $\text{cm}^{-3}$ )	$N_s$	$1 \times 10^{20}$
Channel Doping (Arsenic) ( $\text{cm}^{-3}$ )	$N_{ch}$	$1 \times 10^{16}$
Drain Doping (Arsenic) ( $\text{cm}^{-3}$ )	$N_d$	$1 \times 10^{18}$
Source Length (nm)	$L_s$	4
Channel Length (nm)	$L_{ch}$	28
Drain Length (nm)	$L_d$	4
Silicon Body Thickness (nm)	$T_{si}$	10
Buffer Layer Thickness (nm)	$T_B$	1
Ferroelectric Layer Thickness (nm)	$T_{Fe}$	10

n-type channel which allows the flow of current in the device. TFETs have the inherent property of low power consumption, faster switching speed and provide non-volatile data storage at a smaller chip size, thus making them cost-effective. Combining these two technologies is expected to give excellent outcomes in terms of cost and power-efficient devices at reduced sizes. Implementing a novel ferroelectric material with higher polarization will provide an additional boost to the device's

performance. As per the findings [24–28], the dopants with the greatest impact on stabilizing the ferroelectric non-centrosymmetric orthorhombic phase in hafnium oxide are the lanthanide series elements, in addition to Ca, Sr, and Ba. Among the well-explored hafnia-based ferroelectric films outlined till now, La:HfO<sub>2</sub> is showing the highest remanent polarization ( $P_r$ ) value, excellent endurance ( $1 \times 10^9$  field cycles without fatigue), and compatibility with CMOS back-end at lower La concentrations [29].

The MW is the most crucial parameter in non-volatile memory devices, which is the amount of variation (in volts) between the threshold voltages of the two polarization curves of the device. Large MW renders large retention time, and data detection becomes easy in non-volatile memory. The data gets stored in the channel between the source and drain when the gate voltage is applied through the word line. When the voltage is withdrawn, the data is retained since the induced remnant polarization continues to hold the channel charge. The channel current can be used to sense the data on the transistor. So, this work focuses on the effects of using La:HfO<sub>2</sub> as ferroelectric gate stack material on the MW of the device (La:HfO<sub>2</sub> FeTFET), and analyzing the influence of buffer layer material on the device performance. To prevent the interdiffusion or reaction causing charge trapping, a buffer layer is placed between the ferroelectric material and the silicon channel. A Ferroelectric MOSFET (FeMOSFET) using La:HfO<sub>2</sub> as gate stack material is simulated as well and compared with FeTFET keeping all parameters the same for both devices.

## 2. Device Design

The 2-Dimensional schematic of 28 nm gate length silicon n-channel double gate FeTFET is shown in Fig. 1.  $V_g$ ,  $V_s$  and  $V_d$  represent the gate voltage, source voltage, and drain voltage, respectively.  $T_{Fe}$ ,  $T_B$ ,  $T_{Si}$ ,  $L_s$ ,  $L_{ch}$ , and  $L_d$  represents the ferroelectric layer thickness, buffer layer thickness, silicon body thickness, source length, channel length, and drain length, respectively. The 28 nm technology node is a half-node semiconductor manufacturing process used as a stop-gap between the 32 nm and 22 nm processes. Although lower technology nodes are being explored, short channel effects (SCEs) become aggravated at lower technology nodes, and reliable lithography becomes challenging. In addition, when it comes to buffer layer, 1-nm HfO<sub>2</sub> buffer layer is considered, since recent epitaxy process can deposit 0.1 nm HfO<sub>2</sub> layer per 1 cycle. This structure is designed with the condition that the HfO<sub>2</sub> buffer layer could be grown through 10 epitaxy cycles. The proposed device would require additional analysis of SCEs if the gate length is smaller than 28 nm.

Fig. 2 displays a simplified representation of the capacitances pertaining to the gate stack of the proposed device. One of the most attractive properties of ferroelectric material is negative capacitance (NC). This property allows the material to behave as a voltage step-up transformer, improving the device's subthreshold-swing (SS) and drain current. The condition for stability of negative capacitance is given as follows in eqs. (1) and (2):

$$\frac{1}{C_{total}} = \frac{1}{C_{MOS}} + \frac{1}{|C_{Fe}|} > 0 \quad (1)$$

$$\Rightarrow |C_{Fe}| > C_{MOS} \quad (2)$$

where,  $C_{Fe}$ ,  $C_{MOS}$ , and  $C_{Total}$  denote ferroelectric, baseline MOS and total capacitances [30].

The crucial point to note here is that the  $C_{Fe} < 0$ , as the P-E (Q-V) curve slope is negative (hence the name negative capacitance) and  $C_{Total} > C_{MOS}$ . The baseline MOS structure acts as the dielectric, which can stabilize the ferroelectric's negative capacitance state, and hysteretic behavior will be observed if this condition is violated [31].

The doping concentration in the source, channel, and drain region is  $10^{20}$  atoms/cm<sup>3</sup> of boron material,  $10^{16}$  atoms/cm<sup>3</sup> arsenic, and  $10^{18}$  atoms/cm<sup>3</sup> arsenic, respectively. 10 nm thick La:HfO<sub>2</sub>, having a lanthanum dopant concentration of 10 % is used as the ferroelectric




Fig. 3. Fabrication steps to achieve the suggested La:HfO<sub>2</sub> FeTFET.




Fig. 4. Calibrated transfer characteristics of the proposed device with the experimental data (NC-TFET) [35].

layer in this work. It has 27.7  $\mu\text{C}/\text{cm}^2$  remanent polarization, 1.4 MV/cm coercive field ( $E_c$ ), and relative permittivity value 26 [32]. Table 1 lists the remanent polarization, coercive field, and permittivity at 10 nm ferroelectric layer thickness used in this study. Table 2 lists the design simulation specifications of the proposed device.

### 3. Fabrication process flow and model validation

In terms of the practical possibility of implementing the suggested device that involves creating a La:HfO<sub>2</sub> thin film, Fig. 3 depicts the consecutive stages entailed in its fabrication process. Silicon wafer cleaning is performed as the first step to achieve the desired device




Fig. 6.  $I_{ds}$  vs.  $V_{gs}$  characteristics of the proposed device at  $V_{ds} = 0.5$  V.




Fig. 5. Polarization phenomena of the proposed device.




Fig. 7. Band Diagram of proposed device at  $V_{gs}$  sweep of (a)  $-2$  to  $2$  V (Forward) and (b)  $2$  to  $-2$  V (Reverse) at  $V_{ds} = 0.5$  V.

(Fig. 3(a)). Then, the field oxide is deposited, out of which the FET active area is etched using an appropriate chemical etchant such as buffered oxide or hydrofluoric acid via photolithography. Arsenic (Ar) and Difluoroboron ( $BF_2$ ) ions are used to dope the source and drain regions using a CMOS-compatible half mask [36,37] (Fig. 3(b)). After completion of doping, the mask layer is chemically etched and the dopants are activated using rapid thermal annealing process (Fig. 3(c)). The epitaxial buffer layer is then thermally grown [38] as shown in Fig. 3(d). The ferroelectric layer of La:HfO<sub>2</sub> can be grown by the very well mature plasma-assisted Atomic Layer Deposition (ALD) technique with very high conformity [39] (Fig. 3(e)). La:HfO<sub>2</sub> thin films are compatible with CMOS technology and possess the potential to form 3D structures. Thus, they can be conveniently integrated with the TFETs. The last step is polysilicon metal gate formation using physical vapor deposition, metallization, and H<sub>2</sub> sintering [36] (Fig. 3(f)).

To simulate the proposed device structure and analyze the results, commercially available 2D TCAD tool Synopsys Sentaurus-Device (S-Device) is used. The tunneling probability is computed using the default WKB-based tunneling model. Among the four available carrier transport models, drift-diffusion is the most appropriate model to be incorporated for the proposed device. To account for the generation and





Fig. 8. (a) Transfer characteristics of the proposed FeTFET and conventional HfO<sub>2</sub> TFET at  $V_{ds} = 0.5$  V and (b) Transconductance ( $g_m$ ) curve of proposed FeTFET and conventional HfO<sub>2</sub> TFET at  $V_{ds} = 0.5$  V.

recombinations occurring between the bands, doping dependent SRH Recombination model is implemented. Another critical Non-Local Path BTBT model applied here calculates the generation rate based on the bend bending due to the electric field present in the device. Doping-dependent mobility and effective intrinsic density models accounting for bandgap narrowing are also included. The Ferro model is also enabled with appropriate values of ferroelectric properties of the gate stack material. The selected model parameters of the simulation are calibrated to fit the experimental data [35,40]. As shown in Fig. 4, our simulation result has been compared with the fabricated NC-TFET, which has been widely adopted for low power application [35]. The targeted fabricated NC-TFET has planar structure with silicon (Si) channel, which is similar structure to our proposed structure [35]. Process parameters such as device dimensions and doping concentration is used as a starting point for simulation. Then, reduced mass  $m_r$  is used as a fitting parameter to fit the simulated data with the experimental data. The proximity of both curves affirms the accuracy of the chosen models for simulation.

#### 4. Simulation results and discussion

The two polarization curves of La:HfO<sub>2</sub> FeTFET are presented in







Fig. 9. (a)  $I_{ds}$  vs.  $V_{gs}$  characteristics of the FeTFET with different ferroelectric layer materials at  $V_{ds} = 0.5$  V and (b) Variation of MW and  $I_{on}$  with ferroelectric layer.

Table 3  
Theoretical vs. obtained MW at  $t = 10$  nm.

Material	Theoretical maximum MW (V)	This work MW (V)
SBT	0.16	0.095
PZT	0.52	0.185
Si:HfO <sub>2</sub>	2.20	0.877
La:HfO <sub>2</sub>	2.80	1.320

Fig. 5(a–b). First, the gate is swept from -2 to +2 referred to as the forward sweep, and then back to -2 referred to as the reverse gate voltage sweep. The two curves represented in blue (Fig. 5(a)) and red (Fig. 5(b)) correspond forward and reverse sweep, respectively. These curves show variation in the threshold voltages, which is due to the hysteresis property of the ferroelectric layer (La:HfO<sub>2</sub>). The difference between these two threshold voltages is referred to as the MW of the device. The  $I_{ds}$  vs.  $V_{gs}$  characteristics of La:HfO<sub>2</sub> FeTFET at  $V_{ds} = 0.5$  V is shown in Fig. 6. Until recent times, the voltage that corresponded to the drain current of  $10^{-7}$  A/ $\mu$ m was universally accepted as the threshold voltage of the TFET, but this method holds very little physical significance. This work uses a more precise method for calculating the

Table 4

Comparison of electrical characteristics of proposed device with state-of-the-art [23,47–55].

Reference Work	Material	Ferro layer thickness (nm)	MW (V)	SS (mV/dec)
[23]	Si:HfO <sub>2</sub>	10	1.7	–
		15	2.05	–
		20	2.3	–
[47]	Si:HfO <sub>2</sub>	2	0.32	23
		4	0.25	19.6
		6	0.21	17.3
[48]	Si:HfO <sub>2</sub>	10	1.8	–
		30	4	–
[49]	HfZrO <sub>x</sub>	15	0.55	–
[50]	HfZrO <sub>x</sub>	5	1.37	–
[51]	HfZrO <sub>x</sub>	6	0.3	51
[52]	HfZrO <sub>x</sub>	11.5	2.5	–
[23]	SBT	230	1.7	–
[53]	SBT	400	1.6	–
[54]	SBT	200	1.81	–
[23]	PZT	50	1.7	–
[55]	PZT	160	2	–
This work	La:HfO <sub>2</sub>	10	1.32	28





Fig. 10. (a)  $I_{ds}$  vs.  $V_{gs}$  characteristics of the proposed FeTFET with different buffer layer materials at  $V_{ds} = 0.5$  V and (b) Variation of MW and  $I_{on}$  with buffer layer.




Fig. 11.  $I_{ds}$  vs.  $V_{gs}$  characteristics of the proposed FeTFET and FeMOSFET at  $V_{ds} = 0.5$  V.

**Table 5**  
Electrical parameter value at different variants of the proposed device.

Parameter	Variant	MW (V)	SS (mV/dec)
<b>Ferroelectric Material</b>	La:HfO <sub>2</sub>	1.320	28
	Si:HfO <sub>2</sub>	0.877	25
	PZT	0.185	18
	SBT	0.095	12
<b>Buffer Material</b>	HfO <sub>2</sub>	1.320	28
	Si <sub>3</sub> N <sub>4</sub>	0.760	33
	SiO <sub>2</sub>	0.480	38
	La:HfO <sub>2</sub>	1.320	28
<b>FeTFET</b>	La:HfO <sub>2</sub>	1.320	28
<b>TFET</b>	HfO <sub>2</sub>	-	34
<b>FeMOSFET</b>	La:HfO <sub>2</sub>	0.910	36

threshold voltage.  $V_{th}$  is directly controlled by the energy barrier width narrowing, which saturates at higher gate voltage [41]. This definition is consistent with the MOSFET threshold voltage as well.

The band diagrams help get finer insights into the working of the proposed FeTFET. The band structure of the proposed device at forward and reverse gate voltage sweep is shown in Fig. 7(a–b). When the gate is swept towards positive voltage, the dipole direction of the ferroelectric material will be towards the channel, and the channel becomes N-type, as shown in Fig. 7(a). This down polarization state corresponds to the “OFF” (0) state having a higher threshold voltage. Now, if we sweep the gate voltage from positive to negative, the dipole direction will turn opposite towards the gate. The channel now becomes P-type as shown in Fig. 7(b). This up polarization state is referred to as the “ON” (1) state with a lower threshold voltage. Any change in  $P_r$  is reflected as an increment/decrement in the MW of the device.

In Fig. 8(a), we can observe the comparison between the transfer

**Table 6**  
Comparison among the three FETs [57].

Performance Parameter	TFET	Fe-TFET	Fe-FET
<b>Electrical Parameters</b>	SS: >60mV/dec MW: NA	SS: 10 mV/dec. MW: 48 mV	SS: >40mV/dec. MW: 12 mV
<b>Working Principle</b>	The BTBT concept is used to enhance the device performance by improving (body, and transport) factors at the same time.	The NC and BTBT concepts are simultaneously used to boost the device performance by optimizing body and transport factors at the same time.	The NC concept is used to boost the device performance by optimizing body and transport factor.
<b>Fabrication</b>	Similar to the CMOS fabrication; only structural difference lies in the opposite doping of the TFET source and drain.	The FE layer integrated into the gate stack by the lithography pattern and deposited by an electron beam evaporator and lift-off process.	FeTFET produced in a manner akin to the FeTFET with a notable distinction in the source and drain region doping.

characteristics of La:HfO<sub>2</sub> FeTFET and conventional HfO<sub>2</sub> dielectric based TFET (HfO<sub>2</sub> TFET) using identical buffer and ferroelectric layer thickness. Ferroelectric transistors exhibit negative capacitance effects other than their ability for data storage. The ferroelectric property of the material creates an internal voltage amplification ( $A_v$ ) effect, which can be obtained from the equivalent voltage divider circuit as follows in eq. (3):

$$A_v = \frac{C_{Fe}}{C_{Fe} + C_{MOS}} > 1 \text{ for } C_{Fe} < 0 \quad (3)$$

The SS of the FeTFET can be calculated as eqs. (4) and (5):

$$SS = \frac{\partial V_{gs}}{\partial \log_{10} I_{ds}} = \frac{\partial V_{gs}}{\partial V_{MOS}} \frac{\partial V_{MOS}}{\partial \psi_s} \frac{\partial \psi_s}{\partial \log_{10} I_{ds}} \quad (4)$$

$$= \frac{1}{A_v m} \frac{\partial \psi_s}{\partial \log_{10} I_{ds}} = \frac{1}{A_v m} n \quad (5)$$

where, m is the body factor of internal FET, n is the transport factor and  $\psi_s$  is the surface potential. The transport factor gives the value 60 mV/dec at room temperature in the subthreshold region. Thus, the amplification  $A_v$  due to negative capacitance effect reduces SS below Boltzmann limit if  $A_v \cdot m > 1$ . Such voltage gain not only reduces the SS of the device but also boosts the channel charge density in the region of inversion due to which a larger ON current is achieved in comparison to the HfO<sub>2</sub> TFET [42–44].

As seen from Fig. 8(a), the ON current of proposed La:HfO<sub>2</sub> FeTFET is  $1.85 \times 10^{-7}$  A/μm whereas it is  $4.4 \times 10^{-8}$  A/μm in the case of conventional HfO<sub>2</sub> TFET. The variation of transconductance with gate voltage  $V_{gs}$  is shown in Fig. 8(b)  $g_m$  is formulated as  $(\partial I_{ds} / \partial V_{gs})$ . It depicts the amplification capability of the device. In other words, devices with a higher value of  $g_m$  convert input voltage to output current better than those with low  $g_m$ .  $g_m$  of the proposed device is  $3.31 \times 10^{-7}$  S whereas it is  $8.735 \times 10^{-8}$  S in the case of conventional TFET. Thus, the ON current and transconductance achieved in the case of La:HfO<sub>2</sub> FeTFET is 4 times higher than the conventional TFET. The SS of La:HfO<sub>2</sub> FeTFET is 28 mV/dec. whereas it is 34 mV/dec in case of HfO<sub>2</sub> TFET, which is 18 % less than the conventional TFET. This improvement in the performance of La:HfO<sub>2</sub> FeTFET is due to the reasons stated eq. (3). Achieving high ON current at very low supply voltage can be made possible with devices having low SS thus enabling the supply voltage scaling targets.

To compare proposed La:HfO<sub>2</sub> based FeTFET with existing ferroelectric gate stack materials currently being used in memory devices such as PZT, SBT, and Si:HfO<sub>2</sub>, all the design parameters were kept the same. Ferroelectric and buffer layer thicknesses used for all the four devices are 10 nm and 1 nm, respectively.

As seen from Fig. 9(a), La:HfO<sub>2</sub> provides the largest MW among Si:HfO<sub>2</sub>, PZT, and SBT. This result is mainly obtained due to the higher coercive field of La:HfO<sub>2</sub> compared to others. The coercive field is defined as the field that causes the polarization direction to switch. The two directions of polarization in the ferroelectric material separate the  $V_{th}$  of the two states of the device i.e. “ON” and “OFF”. This means that a

large coercive field ensures a large voltage window between the two states. Also, La:HfO<sub>2</sub> has the lowest  $\epsilon_r$  among the other counterparts which are responsible for the highest voltage drop at the ferroelectric layer that adds to the memory window of the device. Previous research has shown that MW increases with remanent polarization of the ferroelectric material [45]. The depolarization field and gate leakage currents cause the practical MW to be less than the theoretical maximum of  $2E_c \times t$  ( $t$  = thickness of ferroelectric layer). Electrons get injected into the ferroelectric layer from the gate and semiconductor, leading to charge compensation and reduced polarization [46]. Table 3 lists the theoretical maximum MW that can be achieved from the particular material at ferroelectric layer thickness of 10 nm vs. the MW obtained in this work. Due to lattice mismatch, defects, and leakage current, a buffer layer must have the right interfacing with the substrate. The ambipolar behavior is not shown here as the focus of this work is to show the MW, which remains unaffected by the ambipolarity. The term "Right interface" means that the Si:HfO<sub>2</sub> has a proper interface with silicon. Due to this, direct deposition of Si-doped HfO<sub>2</sub> thin films on the silicon substrate is possible, and this will help to reduce the leakage current.

Fig. 9 (b) presents the dependence of the MW and ON current on the ferroelectric layer material. The FeTFET implemented using PZT/SBT as ferroelectric gate material achieves higher ON current since they have higher relative permittivity than La:HfO<sub>2</sub> or Si:HfO<sub>2</sub>. The tunneling current of the device is directly proportional to the surface potential. The FeTFET with La:HfO<sub>2</sub> ferroelectric layer experiences a very high potential drop across the ferroelectric layer due to its low dielectric constant thus, the device has the least effective surface potential. SBT/PZT FeTFET has the least potential drop because of the very high dielectric constant, thus offering the highest ON current. Table 4 compares the proposed device's electrical characteristics with previously reported research work. Over the past few years, enormous attention has been paid to the HfZrO<sub>x</sub> ferroelectric material and researchers have observed high value of the polarization and endurance for HfZrO<sub>x</sub> [49–52]. Since this study focuses on the MW of the device, thus MW and SS corresponding to the ferroelectric thickness are presented.

To examine the influence of the buffer layer on the MW, three different materials - SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> - each with a 1 nm thickness are investigated. The permittivity of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> is 3.9, 7.5 and 16.64, respectively. As seen from Fig. 10, the MW is reduced when lower permittivity material is used. MW obtained in the case of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and HfO<sub>2</sub> as buffer layers is 0.48 V, 0.76 V and 1.32 V, respectively. The highest MW is achieved in the case of HfO<sub>2</sub> and the lowest in the case of SiO<sub>2</sub>. These results are justified by the fact that low permittivity materials cause a higher potential drop on the buffer layer reducing the ferroelectric voltage since the system becomes equivalent to two serial capacitors. Higher permittivity material such as HfO<sub>2</sub> reduces the voltage drop as well as the depolarization. Minor polarization hysteresis loops are formed rather than the desired saturation polarization loop when ferroelectric voltage is reduced. It reduces the MW significantly. It can also be seen from Fig. 10 that as we move from lower dielectric constant material (SiO<sub>2</sub>) to higher dielectric constant material (HfO<sub>2</sub>), the ON current increases significantly. This can be justified by the fact that higher dielectric constant increases the gate coupling with the channel, which leads to an increase in current. An increment of almost 10 times is observed as seen from Fig. 10 (b).

Fig. 11 presents the MW comparison of proposed FeTFET and FeMOSFET having the same dimensions and doping concentrations. FeMOSFETs are currently being explored in the digital and analog circuit applications and architectures [56] thus, comparing them with the proposed device is crucial. For simulating the FeFET, the source is doped with arsenic, the channel is made intrinsic while the doping concentration levels of FeMOSFET are kept the same as that of the FeTFET. The physics of the TCAD simulation model was modified to simulate the FeMOSFET structure by including models of classical physics in place of quantum physics of Band-to-Band tunneling. As seen from Fig. 11, the MW is 1.32 V and OFF current is approximately  $10^{-18}$  A/ $\mu\text{m}$  in case of

the proposed FeTFET whereas, the MW is 0.91 V and OFF current is approximately  $10^{-15}$  A/ $\mu\text{m}$  in case of FeMOSFET. The proposed FeTFET provides larger MW and lower OFF current, thus better data retention and low static power dissipation. However, the ON current of FeTFET is low compared to the FeMOSFET, thus FeTFET lags FeMOSFET in terms of current driving capabilities. Also, the SS of the FeTFET is 28 mV/dec. which is slightly better than FeMOSFET (36 mV/dec.). Table 5 summarizes the MW achieved in the proposed device and its different variants having the same dimensions. Table 6 illustrates the evaluation of the TFET, FeTFET, and FeFET with regards to their electrical performance and manufacturing process.

## 5. Conclusion

To cater to ultra low-power non-volatile memory devices at highly scaled dimensions, La:HfO<sub>2</sub> gate stack based ferroelectric TFET is proposed in this work. Rigorous simulation work is carried out demonstrate that the proposed FeTFET utilizing La:HfO<sub>2</sub> outperforms the other commonly employed ferroelectric materials like PZT, SBT and Si:HfO<sub>2</sub> by achieving the largest MW. This improvement in MW is attributed to greater polarization and coercive field of La:HfO<sub>2</sub> ferroelectric material even at 10 nm thin film thickness. La:HfO<sub>2</sub> can be easily grown by the ALD techniques with excellent conformality, which means they are fully compatible with the 3D structure fabrication of CMOS devices. Further, FeTFET has the edge over its counterpart FeFET since TFETs have the inherent property of low OFF current and SS. Consequently, the proposed La:HfO<sub>2</sub> based FeTFET exhibits potential for utilization in forthcoming low-power non-volatile memory devices.

## Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

## Data availability

No data was used for the research described in the article.

## References

- [1] W.Y. Choi, B. Park, J.D. Lee, T.K. Liu, Tunneling Field-Effect Transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec, IEEE Electron. Device Lett. 28 (8) (2007) 743–745, <https://doi.org/10.1109/LED.2007.901273>.
- [2] S.B. Rahi, B. Ghosh, High-k double gate junctionless tunnel FET with tunable bandgap, RSC Adv. 5 (67) (2015) 54544–54550, <https://doi.org/10.1039/C5RA06954H>.
- [3] N. Paras, S.S. Chauhan, Vertical tunneling based TFET with Workfunction Engineered Hetero-gate to Enhance DC characteristics, J. Nanoelectron. Optoelectron. 14 (1) (2019) 50–53, <https://doi.org/10.1166/jno.2019.2427>.
- [4] M. Yadav, B. Anand, S. Dasgupta, Super-threshold semi analytical channel potential model for DG tunnel FET, J. Comput. Electron. 14 (2) (2015) 566–573, <https://doi.org/10.1007/s10825-015-0679-z>.
- [5] S.B. Rahi, P. Asthana, S. Gupta, Heterogatejunctionless tunnel field-effect transistor: future of low-power devices, J. Comput. Electron. 16 (1) (2017) 30–38, <https://doi.org/10.1007/s10825-016-0936-9>.
- [6] H. Ota, S. Migita, J. Hattori, K. Fukuda, A. Torikumi, Structural advantages of silicon-on insulator FETs over FinFETs in steep subthreshold-swing operation in ferroelectric-gate FETs, Japanese Journal of Applied Physics 56 (4) (2017), <https://doi.org/10.7567/JJAP.56.04CD10>, 04CD101-04CD104.
- [7] H. Ilatikhameneh, T.A. Ameen, C. Chen, G. Klimeck, R. Rahman, Sensitivity challenge of steep transistors, IEEE Trans. Electron. Dev. 65 (4) (2018) 1633–1639, <https://doi.org/10.1109/TED.2018.2871119>.
- [8] X. Yin, X. Chen, M. Niemier, X. Hu, Ferroelectric FETs-based non-volatile logic-memory circuits, IEEE Trans. Very Large Scale Integr. Syst. 27 (1) (2018) 159–172, <https://doi.org/10.1109/TVLSI.2018.2871119>.
- [9] D. Reis, K. Ni, W. Chakraborty, X. Yin, M. Trentzsch, S. Dünkler, T. Melde, J. Müller, S. Beyer, S. Datta, M.T. Niemier, X.S. Hu, Design and analysis of an ultra-dense, low-leakage, and fast FeFET based random access memory array, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 5 (2) (2019) 103–112, <https://doi.org/10.1109/JXCDC.2019.2930284>.
- [10] T. Ali, P. Polakowski, S. Riedel, T. Büttner, T. Kämpfe, M. Rudolph, B. Pätzold, K. Seidel, D. Löhr, R. Hoffmann, M. Czernohorsky, K. Kühnel, P. Steinke, J. Calvo,



- K. Zimmermann, J. Müller, High endurance ferroelectric hafnium oxide-based FeFET memory without retention penalty, *IEEE Trans. Electron. Dev.* 65 (9) (2018) 3769–3774, <https://doi.org/10.1109/TED.2018.2856818>.
- [11] M. Hoffmann, S. Slesazek, T. Mikolajick, Progress and future prospects of negative capacitance electronics: a materials perspective, *Apl. Mater.* 9 (2) (2021) 020902, <https://doi.org/10.1063/5.0032954>.
- [12] M. Nadeem, I. Di Bernardo, X. Wang, M. Fuhrer, D. Culcer, Overcoming Boltzmann's tyranny in a transistor via the topological quantum field effect, *Nano Lett.* 21 (7) (2021) 3155–3161, <https://doi.org/10.1021/acs.nanolett.1c00378>.
- [13] R. Dutta, T.D. Subash, N. Paitya, Improved DC performance analysis of a novel asymmetric extended source tunnel FET (AES-TFET) for fast switching application, *Silicon* (2021) 1–7, <https://doi.org/10.1007/s12633-021-01147-8>.
- [14] S. Bala, M. Khosla, Design and simulation of nanoscale double-gate TFET/tunnel CNTFET, *J. Semiconduct.* 39 (4) (2018) 044001, <https://doi.org/10.1088/1674-4926/39/4/044001>.
- [15] R. Dutta, T.D. Subash, N. Paitya, Improved DC performance analysis of a novel asymmetric extended source tunnel FET (AES-TFET) for fast switching application, *Silicon* (2021) 1–7, <https://doi.org/10.1007/s12633-021-01147-8>.
- [16] M. Kumar, S. Jit, A novel four-terminal ferroelectric tunnel FET for quasi-ideal switch, *IEEE Transactions on Nanotechnology* 14 (4) (2015) 600–602, <https://doi.org/10.1109/TNANO.2015.2427195>.
- [17] L. Barboni, M. Siniscalchi, B. Sensale-Rodriguez, TFET-Based circuit design using the transconductance generation efficiency  $gm/Id$  method, *IEEE Journal of Electron Devices Society* 3 (3) (2015) 208–216, <https://doi.org/10.1109/JEDS.2015>.
- [18] A. Jain, M.A. Alam, Proposal of a hysteresis-free zero subthreshold swing field-effect transistor, *IEEE Trans. Electron. Dev.* 61 (10) (2014) 3546–3552, <https://doi.org/10.1109/TED.2014.2347968>.
- [19] O. Boser, Statistical theory of hysteresis in ferroelectric materials, *J. Appl. Phys.* 62 (4) (1987), <https://doi.org/10.1063/1.339636>.
- [20] Z. Dong, J. Guo, A simple model of negative capacitance FET with electrostatic short channel effects, *IEEE Trans. Electron. Dev.* 64 (7) (2017) 2927–2934, <https://doi.org/10.1109/TED.2017.2706182>.
- [21] B. Obradovic, T. Rakshit, R. Hatcher, J.A. Kittl, M.S. Rodder, Ferroelectric switching delay as cause of negative capacitance and the implication to NCFETs, *IEEE Symposium on VLSI Technology* (2018) 51–52, <https://doi.org/10.1109/VLSIT.2018.8510628>.
- [22] A. Saedi, F. Jazaeri, F. Bellando, I. Stolichnov, G.V. Luong, Q.T. Zhao, S. Mantl, C. C. Enz, A.M. Ionescu, Negative capacitance as performance booster for tunnel FETs and MOSFETs: an experimental study, *IEEE Electron. Device Lett.* 38 (10) (2017) 1485–1488, <https://doi.org/10.1109/LED.2017.2734943>.
- [23] A. Saedi, A. Biswas, A.M. Ionescu, Modelling and simulation of low power ferroelectric non-volatile memory tunnel field effect transistors using silicon-doped hafnium oxide as gate dielectric, *Solid State Electron.* 124 (2016) 16–23, <https://doi.org/10.1016/j.sse.2016.07.025>.
- [24] R. Batra, T. Doan Huan, G.A. Rossetti Jr., R. Ramprasad, Dopants Promoting Ferroelectricity in hafnia: insights from a comprehensive chemical space exploration, *Chem. Mater.* 29 (9102) (2017), <https://doi.org/10.1021/acs.chemmater.7b02835>.
- [25] S. Mueller, J. Mueller, A. Singh, S. Riedel, J. Sundqvist, U. Schroeder, T. Mikolajick, L. Frey, Incipient ferroelectricity in Al-doped HfO<sub>2</sub> thin films, *Adv. Funct. Mater.* 22 (2412) (2012), <https://doi.org/10.1002/adfm.201103119>.
- [26] J. Müller, T.S. Böscke, D. Bräuhäus, U. Schröder, U. Böttger, J. Sundqvist, P. Kücher, T. Mikolajick, L. Frey, "Ferroelectric Zr<sub>0.5</sub>Hf<sub>0.5</sub>O<sub>2</sub> thin films for nonvolatile memory Applications," *Appl. Phys. Lett.* 99 (112901) (2011) <https://doi.org/10.1063/1.3636417>.
- [27] S. Mueller, C. Adelman, A. Singh, S. Van Elshocht, U. Schroeder, T. Mikolajick, Ferroelectricity in Gd-doped HfO<sub>2</sub> thin films, *ECS J. Solid State Sci. Technol.* 1 (N123) (2012), <https://doi.org/10.1149/2.002301jss>.
- [28] T. Schenk, S. Mueller, U. Schroeder, R. Materlik, A. Kersch, M. Popovici, C. Adelman, S. Van Elshocht, T. Mikolajick, Strontium doped hafnium oxide thin films: wide process window for ferroelectric memories, in: *43rd Proc. Eur. Solid-State Device Res. Conf.*, 2013, pp. 260–263, <https://doi.org/10.1109/ESSDERC.2013.6818868>.
- [29] J. Müller, T.S. Böscke, S. Müller, E. Yurchuk, P. Polakowski, J. Paul, D. Martin, T. Schenk, K. Khullar, A. Kersch, W. Weinreich, S. Riedel, K. Seidel, A. Kumar, T. M. Arruda, S.V. Kalinin, T. Schlösser, R. Boschke, R. van Bentum, U. Schröder, T. Mikolajick, Ferroelectric hafnium oxide: a CMOS-compatible and highly scalable approach to future ferroelectric memories, in: *2013 IEEE International Electron Devices Meeting*, 2013, <https://doi.org/10.1109/IEDM.2013.6724605>, 10.8.1–10.8.4.
- [30] A. Saedi, F. Jazaeri, I. Stolichnov, A.M. Ionescu, Double-gate negative-capacitance MOSFET with PZT gate-stack on ultra thin body SOI: an experimentally calibrated simulation study of device performance, *IEEE Trans. Electron. Dev.* 63 (12) (2016) 4678–4684, <https://doi.org/10.1109/TED.2016.2616035>.
- [31] S. Salahuddin, S. Datta, Use of negative capacitance to provide voltage amplification for low power nanoscale devices, *Nano Lett.* 8 (2) (2007) 405–410, <https://doi.org/10.1021/nl071804g>.
- [32] Schroeder, C. Richter, M.H. Park, T. Schenk, M. Pei, M. Hoffmann, F.P.G. Fengler, D. Pohl, B. Rellinghaus, C. Zhou, C.C. Chung, J.L. Jones, T. Mikolajick, Lanthanum-doped hafnium oxide: a robust ferroelectric material, *Inorg. Chem.* 57 (5) (2018) 2752–2765, <https://doi.org/10.1021/acs.inorgchem.7b03149>.
- [33] A.S. Verhulst, A. Saedi, I. Stolichnov, A. Alian, H. Iwai, N. Collaert, A.M. Ionescu, Experimental details of a steep-slope ferroelectric InGaAs tunnel-FET with high-quality PZT and modeling insights in the transient polarization, *IEEE Trans. Electron. Dev.* 67 (1) (2020) 377–382, <https://doi.org/10.1109/TED.2019.2954585>.
- [34] S. Singh, R. Sinha, P.N. Kondekar, Impact of PZT gate-stack induced negative capacitance on analogue/RF figures-of-merits of electrostatically-doped ferroelectric Schottky-barrier tunnel FET, *IEEE Circuits, Devices Syst.* 13 (4) (2019) 435–441, <https://doi.org/10.1049/iet-cds.2018.5276>.
- [35] M. Kobayashi, K. Jang, N. eyama, T. Hiramoto, Negative capacitance for boosting tunnel FET performance, *IEEE Trans. Nanotechnol.* 16 (2) (2017) 253–258, <https://doi.org/10.1109/TNANO.2017.2658688>.
- [36] Y. Morita, T. Mori, S. Migita, W. Mizubayashi, A. Tanabe, K. Fukuda, T. Matsukawa, K. Endo, S. O'uchi, Y. Liu, M. Masahara, H. Ota, Performance evaluation of parallel electric field tunnel field-effect transistor by a distributed-element circuit model, *Solid State Electron.* 102 (2014) 82–86, <https://doi.org/10.1016/j.sse.2014.06.007>.
- [37] J. Wan, C. Le Royer, A. Zaslavsky, S. Cristoloveanu, Low frequency noise behavior of tunneling field effect transistors, *Applied Physics Letters* 97 (24) (2010) 243503, <https://doi.org/10.1063/1.3526722>.
- [38] D.-Y. Jang, Y.-P. Kim, H.-S. Kim, S.-H.K. Park, S.-Y. Choi, Y.-K. Choi, Sub-lithographic vertical gold nanogap for label-free electrical detection of protein-ligand binding, *J. Vac. Sci. Technol. B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena* 25 (2) (2007) 443–447, <https://doi.org/10.1116/1.2713403>.
- [39] M.G. Kozodaev, A.G. Chernikova, E.V. Korostylev, M.H. Park, U. Schroeder, C. S. Hwang, A.M. Markeev, Ferroelectric properties of lightly doped La:HfO<sub>2</sub> thin films grown by plasma-assisted atomic layer deposition, *Appl. Phys. Lett.* 111 (2017) 132903, <https://doi.org/10.1063/1.4999291>.
- [40] A. Biswas, S.S. Dan, C. Royer, L.W. Grabinski, A.M. Ionescu, TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model, *Microelectron. Eng.* 98 (2012) 334–337.
- [41] K. Boucart, A.M. Ionescu, A new definition of threshold voltage in Tunnel FETs, *Solid State Electron.* 52 (2008) 1318–1323, <https://doi.org/10.1016/j.sse.2008.04.003>.
- [42] C.-J. Su, T.-C. Hong, Y.-C. Tsou, F.J.H.P.J. Sungland, M.-S. Yeh, C.-C. Wan, K.-H. Kao, Y.-T. Tang, C.-H. Chiu, C.-J. Wang, S.-T. Chung, T.-Y. You, Y.-C. Huang, C.-T. Wu, K.-L. Lin, G.-L. Luo, K.-P. Huang, Y.-J. Lee, T.-S. Chao, W.-F. Wu, G.-W. Huang, J.-M. Shieh, W.-K. Yeh, Y.-H. Wang, Ge nanowire FETs with HfZrOx ferroelectric gate stack exhibiting SS of sub-60 mV/dec and biasing effects on ferroelectric reliability, *IEEE International Electron Devices Meeting (IEDM)* (Dec 2017), <https://doi.org/10.1109/IEDM.2017.8268396>, 15.4.1–15.4.4.
- [43] C.-C. Fan, C.-H. Cheng, Y.-R. Chen, C. Liu, C.-Y. Chang, Energy-efficient HfAlOx NCFET: using gate strain and defect passivation to realize nearly hysteresis-free sub-25mV/dec switch with ultralow leakage, in: *IEEE International Electron Devices Meeting, IEDM, Dec. 2017*, <https://doi.org/10.1109/IEDM.2017.8268444>, 23.2.1–23.2.4.
- [44] M.H. Lee, K. Chen, C. Liao, S. Gu, G. Siang, Y. Chou, H. Chen, J. Le, R. Hong, Z. Wang, S. Chen, P. Chen, M. Tang, Y. Lin, H. Lee, K. Li, C.W. Liu, Extremely steep switch of negative-capacitance nanosheet gaa-fets and finfets, in: *2018 IEEE International Electron Devices Meeting (IEDM)*, Dec 2018, <https://doi.org/10.1109/IEDM.2018.8614510>, 31.8.1–31.8.4.
- [45] H.-T. Lue, C.-J. Wu, T.-Y. Tseng, Device modeling of ferroelectric memory field-effect transistor (FeMFET), *IEEE Trans. Electron. Dev.* 49 (10) (2002) 1790–1798, <https://doi.org/10.1109/TED.2002.803626>.
- [46] T. Ma, J.-P. Han, Why is nonvolatile ferroelectric memory field-effect transistor still elusive? *IEEE Electron. Device Lett.* 23 (7) (2002) 386–388, <https://doi.org/10.1109/LED.2002.1015207>.
- [47] G. Gopal, T. Varma, Simulation-based analysis of ultra thin-body double gate ferroelectric TFET for an enhanced electric performance, *Silicon* 13 (10) (2021), <https://doi.org/10.1007/s12633-021-01428-2>.
- [48] A.S. Mueller, E. Yurchuk, S. Slesazek, T. Mikolajick, J. Müller, T. Herrmann, A. Zaka, Performance investigation and Optimization of si Hfo 2 fefets on a 28 nm bulk technology, in: *2013 Joint IEEE International Symposium on Applications of Ferroelectric and Workshop on Piezoresponse Force Microscopy (ISAF/PFM)*, 2013, pp. 248–251, <https://doi.org/10.1109/ISAF.2013.6748709>.
- [49] C. Zacharakis, S. Chaitoglou, N. Siannas, P. Tsipas, A. Dimoulas, Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>-Based germanium ferroelectric p-FETs for nonvolatile memory applications, *ACS Appl. Electron. Mater.* 4 (6) (2022) 2815–2821, <https://doi.org/10.1021/acsaem.2c00324>.
- [50] H.-K. Peng, T.-H. Kao, Y.-C. Kao, P.-J. Wu, Y.-H. Wu, Reduced asymmetric memory window between Si-based n- and p-FeFETs with scaled ferroelectric HfZrOx and AlON interfacial layer, *IEEE Electron. Device Lett.* 42 (6) (2021), <https://doi.org/10.1109/LED.2021.3074434>.
- [51] S. Zhang, Y. Liu, J. Zhou, M. Ma, A. Gao, B. Zheng, L. Li, X. Su, G. Han, J. Zhang, Y. Shi, X. Wang, Y. Hao, "Low voltage operating 2D, "MoS<sub>2</sub> ferroelectric memory transistor with Hf1-xZrxO2 gate structure," *Nanoscale Res. Lett.* 15 (157) (2020) <https://doi.org/10.1186/s11671-020-03384-z>.
- [52] H.-K. Peng, J.-Z. Chen, Y.-H. Wu, Improved memory window and robust endurance for Ge p-channel ferroelectric FET memory using microwave annealing followed by rapid thermal annealing, *IEEE Electron. Device Lett.* 43 (12) (2022) 2073–2076, <https://doi.org/10.1109/LED.2022.3213263>.
- [53] J.D. Park, J.W. Kim, T.S. Oh, Characteristics of the MFIS structure fabricated with the LSMCD-DERIVED SBT thin film and TiO<sub>2</sub> buffer layer, *Ferroelectrics* 260 (1) (2001) 285–290, <https://doi.org/10.1080/00150190108016031>.
- [54] R.K. Jha, P. Singh, M. Goswami, B.R. Singh, Integration of Sr<sub>0.8</sub>Bi<sub>2.2</sub>Ta<sub>2</sub>O<sub>9</sub>/HfO<sub>2</sub> ferroelectric/dielectric composite film on Si substrate for nonvolatile memory applications, *Ferroelectrics Lett.* 46 (4–6) (2019) 82–89, <https://doi.org/10.1080/07315171.2019.1668682>.
- [55] D.H. Minha, N.V. Loib, N.H. Duca, B.N.Q. Trinh, Low-temperature PZT thin-film ferroelectric memories fabricated on SiO<sub>2</sub>/Si and glass substrates, *J. Sci.: Advanced*



- Materials and Devices 1 (2016) 75–79, <https://doi.org/10.1016/j.jsamd.2016.03.004>.
- [56] X. Chen, K. Ni, M.T. Niemier, D.M. Reis, X. Sun, P. Wang, S. Datta, X.S. Hu, X. Yin, M. Jerry, S. Yu, A.F. Laguna, The impact of ferroelectric FETs on digital and analog circuits and architectures, IEEE Design & Test 37 (1) (2020) 79–99, <https://doi.org/10.1109/MDAT.2019.2944094>.
- [57] A.K. Upadhyay, S.B. Rahi, S. Tayal, Y.S. Song, Recent progress on negative capacitance tunnel FET for low-power applications: device perspective, Microelectron. J. 129 (Nov. 2022) 105583, <https://doi.org/10.1016/j.mejo.2022.105583>.