




ELSEVIER

Contents lists available at ScienceDirect

## Superlattices and Microstructures

journal homepage: [www.elsevier.com/locate/superlattices](http://www.elsevier.com/locate/superlattices)

# Performance evaluation of gate engineered InAs–Si heterojunction surrounding gate TFET

M. Sathishkumar<sup>a,\*</sup>, T.S. Arun Samuel<sup>a</sup>, K. Ramkumar<sup>b</sup>, I. Vivek Anand<sup>a</sup>, S.B. Rahi<sup>c</sup>

<sup>a</sup> Department of ECE, National Engineering College, Kovilpatti, 628503, India

<sup>b</sup> School of Electronics Engineering, Vellore Institute of Technology, Vellore, 632014, India

<sup>c</sup> Department of Electrical Engineering, Indian Institute of Technology Kanpur, 208016, India

## ARTICLE INFO

## Keywords:

Analytical model  
Heterojunction  
Surface potential  
Surrounding gate  
Tunneling  
TFET

## ABSTRACT

In semiconductor industry, at nanoscale dimensions, numerous field effect devices have been proposed and investigated for further improvement in performance of low power circuit and system. In the present research report, a novel low power FET device structure namely: Surrounding Gate Triple Material Heterojunction Tunnel Field Effect Transistor (SGTM-heTFET) has been proposed with the analytical modeling approach. The benefits of surrounding gate and tunnel FETs are coupled to create a new structure, to decrease short channel effects. Three different gate materials with different work functions replace the gate material that surrounds the device. An analytical model of surface potential( $\psi$ ), electric field(E) and drain current ( $I_{DS}$ ) have been developed for SGTM-heTFET. With the use of low work function material such as 4.0eV, 4.6eV and 4.0eV, the proposed model shows a better ON current of  $10^{-5}$  A/ $\mu\text{m}$  for a  $V_{GS}$  of 0.7V, ON-OFF ratio of  $10^{10}$  with the sub-threshold swing of 50mV/dec. The developed model's for SGTM-heTFET shows excellent device characteristics and have been verified using TCAD simulation, ensuring the model's accuracy.

## 1. Introduction

CMOS devices are scaled down to nanometre technology, in order to obtain low power consumption and noise immunity. Scaling down, the devices in an assertive manner not only reduces the power but also offers more packaging density and switching speed. This makes the device to suite for high frequency applications [1–4]. However, the limitations experienced are increase in short channel effects and degradation in the device performance. The degradation is caused not only because of the short channel effect but also due to the increase in subthreshold swing than fundamental limit in the MOSFET. It raises above 60 mV/decade and increases the leakage current (OFF current) [4–6]. One of the promising devices that offers low power application is Tunnel FET (TFET), which works under reverse bias condition and has a p-i-n (p-type; intrinsic; n-type) structure. TFET works on the principle of injecting the majority carrier through the source region by which it reaches the channel by band-to-band tunnelling mechanism. This makes the subthreshold swing to limit its value to 60 mV/decade. However, the major limitation of TFET is the ON current. Due to this low ON current the performance of the device gets affected. In order to overcome the drawbacks, various device architectures like dual gate, triple gate, GAA, surrounding gate and quadruple gate architectures are proposed [7–11] and various device geometry modifications also carried out

\* Corresponding author.

E-mail addresses: [sathish27.ece@gmail.com](mailto:sathish27.ece@gmail.com) (M. Sathishkumar), [arunsamuel2002@gmail.com](mailto:arunsamuel2002@gmail.com) (T.S.A. Samuel), [ramkumar.ece2009@gmail.com](mailto:ramkumar.ece2009@gmail.com) (K. Ramkumar), [ilangovivek@gmail.com](mailto:ilangovivek@gmail.com) (I.V. Anand), [sbrahi@gmail.com](mailto:sbrahi@gmail.com) (S.B. Rahi).

<https://doi.org/10.1016/j.spmi.2021.107099>

Received 16 July 2021; Received in revised form 19 October 2021; Accepted 19 November 2021

Available online 20 November 2021

0749-6036/© 2021 Elsevier Ltd. All rights reserved.




Fig. 1. Structure of surrounding gate triple material heterojunction TFET.




Fig. 2. 3D view of Surrounding Gate Triple Material Heterojunction TFET.

Table 1

Device parameters.

Parameters	Value
Doping at Source	$1 \times 10^{20} \text{ cm}^{-3}$
Doping at Channel	$1 \times 10^{17} \text{ cm}^{-3}$
Doping at Drain	$5 \times 10^{18} \text{ cm}^{-3}$
Silicon Body thickness ( $t_{si}$ )	20 nm
Oxide layer thickness ( $t_{ox}$ )	1 nm
High-k material thickness ( $t_{high-k}$ )	1 nm
Channel length ( $L_{ch}$ )	45 nm
Metal work function ( $\phi_{M1}, \phi_{M2}, \phi_{M3}$ ) (Al, Mo, Sb)	4.0–4.7 eV
Metal Gate Lengths ( $L_1, L_2, L_3$ )	15 nm, 15 nm, 15 nm

[12–19]. This lowering of subthreshold swing regime makes the improvement in device performance and also reduces the static power consumption.

## 2. Device structure and simulation model

In this work, heterojunction arrangement namely, Indium Arsenide (InAs) –Si with triple material and surrounding gate geometry are merged to form a new structure. InAs exhibits thin bandgap and high mobility taken as source material and Silicon material is used in channel and drain region. The probability of the tunnelling & drain current is enhanced by reducing the tunnelling barrier width between source-channel by which band bending occurs and this is made possible by the introduction InAs material. Here, to decrease the leakage current through gate oxide layer, high-k dielectric (Hafnium oxide) oxides are used and also to minimize the scattering due




Fig. 3. Energy band diagram of SGTM-heTFET for OFF & ON State.




Fig. 4. Energy band diagram and minimum tunneling path of SGTM-heTFET.

to phonons, to increase the carrier mobility an intermediate layer with SiO<sub>2</sub> has been placed between the silicon channel and high-k dielectric. Fig. 1 depicts the proposed device structure of SGTM-heTFET and Fig. 2 gives the 3-D view of the proposed device. The proposed device structure is simulated using TCAD simulation tool and the several device parameters used in the simulation is given in Table 1.

The band diagram of the proposed device structure is given in Fig. 3a and b which depicts the band diagrams in ON and OFF state. The existence of large potential barrier between the source and channel during the OFF state resulted in no tunneling. As the gate voltage surpasses the threshold voltage, the potential barrier becomes narrower which in turn allows notable amount of tunneling current (see Fig. 4).

### 3. Analytical model

#### 3.1. Surface potential model

The Poisson equation in cylindrical coordinates is given as follows

$$\frac{1}{r} \frac{\partial}{\partial r} \left( r \frac{\partial \varphi(r, z)}{\partial r} \right) + \frac{\partial^2 \varphi(r, z)}{\partial z^2} = - \frac{qN_C}{\epsilon_{si}} \quad (1)$$

for.  $0 \leq z \leq L$ ,  $0 \leq r \leq R$

where,  $\varphi(r, z)$  – represents the 2D potential profile.

$N_C$  – channel doping

$\epsilon_{si}$  – silicon permittivity

$R$  – radius of silicon nanowire

> Using Young's approximation

$$\varphi_i(r, z) = f_{0i}(z) + f_{1i}(z) r + f_{2i}(z) r^2 \quad (2)$$

Where  $f_{0i}(r, z)$ ,  $f_{1i}(z)$ ,  $f_{2i}(z)$  are used as Z functions and  $i = 1, 2, 3$ .

Region 1:  $0 \leq z \leq L_1$

$$\varphi_1(r, z) = f_{01}(z) + f_{11}(z) r + f_{21}(z) r^2 \quad (3)$$

Region 2:  $L_1 \leq z \leq L_2$

$$\varphi_2(r, z) = f_{02}(z) + f_{12}(z) r + f_{22}(z) r^2 \quad (4)$$

Region 3:  $L_2 \leq z \leq L_3$

$$\varphi_3(r, z) = f_{03}(z) + f_{13}(z) r + f_{23}(z) r^2 \quad (5)$$

The Poisson equation is solved by using necessary boundary condition, resulting in a potential profile.

1. The value of electric field is zero at the Centre for silicon, therefore

$$\left. \frac{d\varphi(r, z)}{dr} \right|_{r=0} = 0 \quad (6)$$

$\varphi(0, z) = \varphi_C(z)$  this will give.

$f_{11}(z) = f_{12}(z) = f_{13}(z) = 0$ , where  $\varphi_C(z)$  represents center potential.

2. Surface potential is derived from equations (3)–(5) and calculated by replacing the variables r as R, thus generally written as,

$$\varphi_i(r, z) = \varphi_{Ci}(z) + f_{2i}(z) r^2, \quad i = 1, 2, 3 \quad (7)$$

3. The electric field at the silicon and the dielectric interface can be written as

$$\left. \frac{d\varphi_1(r, z)}{dr} \right|_{r=R} = \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{V_{GS1} - \varphi_{S1}(z)}{t'_{oxeq}} \quad (8)$$

$$\left. \frac{d\varphi_2(r, z)}{dr} \right|_{r=R} = \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{V_{GS2} - \varphi_{S2}(z)}{t'_{oxeq}} \quad (9)$$

$$\left. \frac{d\varphi_3(r, z)}{dr} \right|_{r=R} = \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{V_{GS3} - \varphi_{S3}(z)}{t'_{oxeq}} \quad (10)$$

Where  $t'_{oxeq} = t_{ox} + \frac{\epsilon_{ox}}{t_{ox}} [t_{high-k} + t_{ox}]$

$t_{ox}$  –  $SiO_2$  thickness

$t_{ox}$  –  $HfO_2$  thickness

$\epsilon_{ox}$  – Permittivity of  $SiO_2$

Using the above boundary conditions, the value of center potential can be obtained as

$$\varphi_{C1}(z) = \varphi_{S1}(z) \left[ 1 + \frac{\epsilon_{ox}}{2\epsilon_{si}} \frac{V_{GS1}}{t'_{oxeq}} R \right] - \frac{1}{2} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{V_{GS1}}{t'_{oxeq}} R; \quad 0 \leq z \leq L_1 \quad (11)$$

$$\varphi_{C2}(z) = \varphi_{S2}(z) \left[ 1 + \frac{\epsilon_{ox}}{2\epsilon_{si}} \frac{V_{GS2}}{t'_{oxeq}} R \right] - \frac{1}{2} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{V_{GS2}}{t'_{oxeq}} R; \quad L_1 \leq z \leq L_2 \quad (12)$$

$$\varphi_{C3}(z) = \varphi_{S3}(z) \left[ 1 + \frac{\epsilon_{ox}}{2\epsilon_{si}} \frac{V_{GS3}}{t'_{oxeq}} R \right] - \frac{1}{2} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{V_{GS3}}{t'_{oxeq}} R; \quad L_2 \leq z \leq L_3 \quad (13)$$

The above equations represent the center potential at three different material regions. Substituting equations (7)–(11) in the given Poisson equation in (1) and after simplification,

$$\frac{2}{R} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{V_{GS1} - \varphi_{S2}(z)}{t'_{oxeq}} + \frac{d^2 \varphi_{C1}(z)}{dz^2} - \frac{d^2 \varphi_{S1}(z)}{dz^2} \left[ -\frac{r^2}{2R} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{1}{t'_{oxeq}} \right] = -\frac{qN_C}{\epsilon_{si}} \quad (14)$$

$$\frac{2}{R} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{\varphi_{S2}(z)}{t'_{oxeq}} - \frac{d^2 \varphi_{S1}(z)}{dz^2} \left[ -\frac{r^2}{2R} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{1}{t'_{oxeq}} \right] = -\frac{qN_C}{\epsilon_{si}} - \frac{2}{R} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{V_{GS1}}{t'_{oxeq}} - \frac{d^2 \varphi_{C1}(z)}{dz^2} \quad (15)$$

Let.  $\lambda^2 = \left(\frac{R}{2}\right) \left(\frac{\epsilon_{ox}}{\epsilon_{si}}\right) t'_{oxeq} \alpha = \frac{1}{\lambda^2}$  and  $\beta_i = -\frac{qN_C}{\epsilon_{si}} - \frac{V_{GS1}}{\lambda^2}$  therefore equation (15) becomes

$$-\alpha \varphi_{S1}(z) - \frac{d^2 \varphi_{S1}(z)}{dz^2} \left[ -\frac{r^2}{2R} \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{1}{t'_{oxeq}} \right] = \beta_i - \frac{d^2 \varphi_{C1}(z)}{dz^2} \quad (16)$$

After rearranging the above expression with necessary substitutions, equation (16) can be expressed as

$$\frac{d^2 \varphi_{S1}(z)}{dz^2} - \alpha \varphi_{S1}(z) = \beta_i \quad (17)$$

The common solution for equation (17) can be written as

$$\varphi_{Si}(z) = Ne^{\sqrt{\alpha}z} + Oe^{-\sqrt{\alpha}z} - \frac{\beta_i}{\alpha} \quad (18)$$

Equation (18) can be expressed as following to obtain surface potential expression for  $i = 1,2,3$  and

$$\varphi_{S1}(z) = Ne^{\sqrt{\alpha}z} + Oe^{-\sqrt{\alpha}z} - \frac{\beta_1}{\alpha}; 0 \leq z \leq L_1 \text{ under } M_1 \quad (19)$$

$$\varphi_{S2}(z) = Ue^{\sqrt{\alpha}(z-L_1)} + Ve^{-\sqrt{\alpha}(z-L_1)} - \frac{\beta_2}{\alpha}; L_1 \leq z \leq (L_1 + L_2) \text{ under } M_2 \quad (20)$$

$$\varphi_{S3}(z) = Je^{\sqrt{\alpha}(z-L_1-L_2)} + Ke^{-\sqrt{\alpha}(z-L_1-L_2)} - \frac{\beta_3}{\alpha}; (L_1 + L_2) \leq z \leq L \text{ under } M_3 \quad (21)$$

where N,O,U,V,J,K are arbitrary constants and the following boundary conditions are taken into consideration to solve for the constants respectively.

At source side, heterojunction is formed since the source is made up of InAs and the channel is made up of Si and the potential is given as  $\varphi(r, 0) = V_{bi}(S)$ , where

$$V_{bi}(s) = \frac{1}{q} \left\{ [\chi_1 - \chi_2] + 0.5 [E_{g1} - E_{g2}] + qV_T \ln \frac{N_V}{N_i} \right\} \quad (22)$$

$\chi_1$  – electron affinity of InAs

$\chi_2$  – electron affinity of Si

At drain side, since both the channel and drain are made up of Si, the potential is given as.

$\varphi(r, L) = V_{bi}(D) + V_{DS}$ , where

$$V_{bi}(D) = \left(\frac{kT}{q}\right) \ln \left(\frac{N_D N_C}{n_i^2}\right) \quad (23)$$

Surface potential at the edge of two different metals is continuous

$$\varphi_{S1}(r, L_1) = \varphi_{S2}(r, L_2) \quad (24-a)$$

$$\varphi_{S2}(r, L_2) = \varphi_{S3}(r, L_3) \quad (24-b)$$

At the edge of two different metals, the electric flux is,

$$\left. \frac{d\varphi_{S1}(r, z)}{dz} \right|_{at z=L_1} = \left. \frac{d\varphi_{S2}(r, z)}{dz} \right|_{at z=L_2} \quad (25-a)$$

$$\left. \frac{d\varphi_{S2}(r, z)}{dz} \right|_{at z=L_2} = \left. \frac{d\varphi_{S3}(r, z)}{dz} \right|_{at z=L_3} \quad (25-b)$$

Using the above boundary conditions, the values of the arbitrary constants in equation 19–21 can be obtained and written as

$$O = \frac{V_{bi}(S)e^{\sqrt{\alpha}(L_1+L_2+L_3)} - V_{bi}(D) - V_{DS} + \frac{\beta_1}{\alpha}e^{\sqrt{\alpha}(L_1+L_2+L_3)} - \frac{\beta_2}{\alpha} + \left(\frac{\beta_2-\beta_1}{2\alpha}\right) \text{Sinh}(\sqrt{\alpha}(L_2+L_3))}{2\text{Sinh}(\sqrt{\alpha}(L_1+L_2+L_3))} \quad (26)$$

$$N = V_{bi}(S) - O + \frac{\beta_1}{\alpha} \quad (27)$$

$$U = Ne^{\sqrt{\alpha}L_1} + \left(\frac{\beta_2-\beta_1}{2\alpha}\right) \quad (28)$$

$$V = \left(\frac{\beta_2-\beta_1}{2\alpha}\right) + Oe^{-\sqrt{\alpha}L_1} \quad (29)$$

$$J = e^{-\sqrt{\alpha}L_3} \left[ V_{bi}(D) + V_{DS} - Ke^{-\sqrt{\alpha}L_3} + \frac{\beta_3}{\alpha} \right] \quad (30)$$

$$K = \frac{(V_{bi}(D) + V_{DS})e^{-\sqrt{\alpha}(L_3+L_1)} + \frac{\beta_3}{\alpha}e^{-\sqrt{\alpha}(L_3+L_1)} - Ne^{\sqrt{\alpha}L_2} - \left(\frac{\beta_2-\beta_1}{\alpha}\right) \text{Sinh}(\sqrt{\alpha}(L_2-L_1)) + Oe^{-\sqrt{\alpha}L_2}}{\sigma} \quad (31)$$

where,  $\sigma$  is assumed to be  $= e^{-(\sqrt{\alpha}(2L_3+L_1))} + e^{\sqrt{\alpha}L_1}$

### 3.2. Electric filed model

From equation (19) – (21), by differentiating, the vertical direction electric field is given by

$$E_1(r) = \frac{-d\phi_{S1}(r)}{dr} = \left( Ne^{r\lambda\sqrt{2}} - Oe^{r\lambda\sqrt{2}} \right) \lambda\sqrt{2}, \quad 0 \leq z \leq L_1 \quad (32)$$

$$E_2(r) = \frac{-d\phi_{S2}(r)}{dr} = \left( Ue^{r\lambda\sqrt{2}} - Ve^{r\lambda\sqrt{2}} \right) \lambda\sqrt{2}, \quad L_1 \leq z \leq L_1 + L_2 \quad (33)$$

$$E_3(r) = \frac{-d\phi_{S3}(r)}{dr} = \left( Je^{r\lambda\sqrt{2}} - Ke^{r\lambda\sqrt{2}} \right) \lambda\sqrt{2}, \quad L_1 + L_2 \leq z \leq L_3 \quad (34)$$

Similarly, the electric field for the lateral direction can be calculated by differentiating equations (3)–(5) with respect to ‘z’ which is given by  $E_z = \frac{d\phi_S(z)}{dz}$ . Hence the total electric field can be obtained as

$$E = \sqrt{E_r^2 + E_z^2}$$

### 3.3. Drain current model

The tunneling process of drain current is computed by using Kane’s model [20], which describes the per unit volume generation rate. When the BTBT current contribution is significant, the TFET current can be calculated as the sum of overall charge produced in the device.

The drain tunnel current is given by

$$I_{ds-tun} = q \int_{TFET-Volume} G_{KANE} dV = q \int_{TFET-Volume} W L G_{KANE} dx \quad (35)$$

Where,

$dV$  – elementary volume of the device, L,W- length and width of the gate,  $G_{KANE}$ -generation rate. The Kane’s model obtained for a semiconductor with direct bandgap in a uniform electric field is given by,

$$G_{KANE} = A_{KANE} \frac{E^D}{\sqrt{E_g}} \exp\left(-B_{KANE} E_g^{3/2} / E\right) \quad (36)$$

Where,  $A_{KANE}$ ,  $B_{KANE}$  – material dependant constants, E-local electric field,  $E_g$ -bandgap, D-parameter separating the direct from the indirect tunneling process.

The average electric field over the tunnel path is given by,

$$E = \frac{E_g/q}{l_{path}} \quad (37)$$

Where,  $l_{\text{path}}$  – tunnel path length.

The following assumptions are made to determine the TFETs tunnel current by considering the electrostatic potential profile of TFET.

- The drain voltage has no effect on the potential profile in the region of the source channel where tunnelling occurs..
- The source doping for point tunnelling is high, so there is no depletion and potential drop in the source.
- There are no (inversion) charges in the channel and in the gate dielectric
- A gate dielectric with the same effective electrical thickness produces the same potential profile in the source and channel regions.

Tunneling of electrons is restricted in the proposed work by the assumption that tunnelling from the valance band to the conduction band is permitted only when starting from an energy level lower than the hole fermi level.

### 3.4. Potential profile

The electrostatic potential in the underlying semiconductor is strictly controlled by the gate. The effect of the drain voltage is found to be minor and can be ignored in the region directly beneath the gate. Adopting depletion region approximation.

The electric field obtained using depletion layer approximation is given by,

$$\varphi(z) = \frac{qN_a}{2\epsilon_s}(x - x_{\text{max}})^2$$

For electrostatic potential, the electric field is expressed in terms of acceptor donor concentration

$$E(x) = -\frac{d\varphi}{dx} = -\frac{qN_a}{\epsilon_s}(x - x_{\text{max}})$$

The tunnel current is determined by the potential profile in the source potential, which is perpendicular to the gate dielectric in line tunnelling.

As described, depletion layer approximation for potential profile is given by,

$$\varphi = 0 \quad ; \text{for } x < x_{\text{max}}$$

$$\varphi = \frac{qN_A}{2\epsilon_s}(x - x_{\text{max}})^2 \quad ; \text{for } x > x_{\text{max}} \quad (38)$$

Where,  $N_A$ -source doping level,  $x_{\text{max}}$ -depletion starting position at source,  $\epsilon_s$ - dielectric constant of the source.

To calculate  $l_{\text{path}}$ , the x coordinate of points of equivalent potential in the valance band and conduction band are considered.

The value of  $\varphi_V(x_1) = \frac{qN_A}{2\epsilon_s}(x_1 - x_{\text{max}})^2 + \frac{E_g}{q}$ ; and

$$\varphi_C(x_2) = \frac{qN_A}{2\epsilon_s}(x_2 - x_{\text{max}})^2$$

From the above equations tunneling path can be determined. The tunneling path length is given by.

$l_{\text{path}} = x_1 - x_2$ , on equating  $\varphi_V(x_1) = \varphi_C(x_2)$ , it is obtained as

$$\left[ ((x_2 + l_{\text{path}}) - x_{\text{max}})^2 - (x_2 - x_{\text{max}})^2 \right] = \frac{2\epsilon_s E_g}{q^2 N_A}$$

After simplification

$$x_2 \text{ can be computed as, } x_2 = x_{\text{max}} - \left[ \frac{l_{\text{path}}^2 + 2E_g\epsilon_s/q^2N_A}{2l_{\text{path}}} \right] \quad (39)$$

Differentiate the above equation with respect to tunneling path length,  $l_{\text{path}}$

$$dx = -\frac{1}{2} \left( 1 - \frac{2E_g\epsilon_s}{q^2N_A} \times \frac{1}{l_{\text{path}}^2} \right) dl_{\text{path}} \quad (40)$$

Substitute the values of dx, E,  $G_{\text{KANE}}$  in equation (35)  $I_{\text{ds-tun}}$  can be obtained as

$$I_{\text{ds-tun}} = q W L \int_{l_1}^{l_2} A_{\text{KANE}} \frac{E_g^{D-1/2}}{q^D l_{\text{path}}^D} \exp(-B_{\text{KANE}} q \sqrt{E_g} l_{\text{path}}) - \frac{1}{2} \left( 1 - \frac{2E_g\epsilon_s}{q^2N_A} \times \frac{1}{l_{\text{path}}^2} \right) dl_{\text{path}} \quad (41)$$

Where,  $l_1$  and  $l_2$  denote the maximum and minimum tunnel path length in the depletion region.





Fig. 5. Surface potential of SGTM-heTFET.

Fig. 6. Electric field of SGTM-heTFET with  $V_{gs} = 0.3V$  and  $0.5V$ .

$$l_1 = \sqrt{\frac{2E_g \epsilon_S}{q^2 N_A}}; l_2 = \sqrt{\frac{2\epsilon_S}{q N_A}} \left( -\sqrt{\psi_{max} - \frac{E_g}{q}} + \sqrt{\psi_{max}} \right)$$

Where,  $\psi_{max}$  – potential at the end of depletion layer.

The above integration can be simplified to an analytical formula by assuming that the exponent varies faster than the polynomial factors as tunnelling length varies ( $l_{path}$ .)

#### 4. Results and discussions

In this section, we have displayed a few analytical model results with the corresponding TCAD simulation results to show the accurateness of the proposed model. In the simulation, band gap narrowing (BGN), Shockley–Read–Hall recombination (SRH), electric-field-dependent Lombardi, a non-local band to band tunnelling models have been adopted. Here high-k dielectric ( $\text{HfO}_2$ ) oxide is used to decrease the leakage current through gate oxide layer and also to minimize the scattering due to phonons. The reason for  $\text{SiO}_2$  layer is to increase the carrier mobility. The surface potential, vertical electric field, lateral electric field and drain current calculated using analytical expressions are perfectly matching with the results simulated using TCAD simulation tool. The proposed triple material heterojunction surrounding gate TFET provides better electrical characteristics.

Fig. 5 provides the both analytical and simulated results of the surface potential for various gate to source voltages namely 0.1V, 0.3V, 0.5V and 0.7V. Increase in gate voltage results in increased potential in the lightly doped area. In the proposed stacked triple material surrounding gate TFET, there is an abrupt change in the potential through the channel in the interface region of source and the intrinsic region. The figure clearly shows that owing to the close proximity of gate bias, there is a revolutionary change in the potential below the gate and which gives a major improvement in surface potential which leads to improved tunneling current. Simulated results






Fig. 7.  $I_D - V_{GS}$  plot of Surrounding Gate Triple Material heterojunction TFET for different Gate work functions.

give better accuracy with the analytical results.

The different electric field profiles along the channel with various gate to source voltages ( $V_{GS} = 0.3V$  &  $0.5V$ ) are shown in Fig. 6. Apart from the source-channel junction, the electric field is very minimum for the entire channel area and it is getting some peak values at the junction of different gate materials. It is observed that the peak value of the electric field occurs at the interface region of source and channel with the value of  $3 \times 10^6$  V/cm, which is the reason for the tunneling from source to channel and higher gate voltage achieves better electric field at the tunnelling junction with increasing the tunnelling probability. The reason for the peak at the drain side is due the drain influence of drain potential. The same results have also been related with the simulated one to check the correctness of the analytical one.

The drain current against gate voltage for different metal work functions are shown in Fig. 7. The results obtained by the model is in good match with the simulated one. The figure compares four different plots by keeping  $\phi_{M1} = \phi_{M3} = 4.0eV$  and by varying the  $\phi_{M2}$  as 4.6eV and 4.7eV. Similarly, by keeping  $\phi_{M1} = \phi_{M3} = 4.1eV$  and by varying the  $\phi_{M2}$  as 4.6eV and 4.7eV. Due to the use of various gate material work functions, the vertical electric field is increased. Further, the use of material with a low work function on the source side results in a shortening of the tunnelling width, which improves the ON current. As stated above, the plot of  $V_{GS}$  versus  $I_{ds}$  with the work functions of 4.0eV, 4.6eV and 4.0eV gives better ON current of  $10^{-5}$  A/ $\mu m$ , and the ON-OFF ratio of  $10^{10}$  and also the sub-threshold swing is measured as 50mV/dec when compared with the other three combinations.

## 5. Conclusion

In this work, an analytical model of surface potential, electric field and drain current have been developed for the proposed triple material surrounding gate TFET with  $HfO_2/SiO_2$  stacked arrangement. The use of stack arrangement is to expand the control of gate along the channel, and thereby to increase the tunneling current. The drain current is calculated numerically using both the lateral and vertical electric fields. The analytical model results have been compared with the simulated results which show a better accuracy. This new device structure doubtlessly predicts enhanced gate control and shows remarkable characteristics and also with the help of work function engineering, it has a higher drain current than its TFET counterparts.

## Author statement

M.Sathishkumar: Conceptualization, Methodology and Writing – original draft preparation. T.S.Arun Samuel: Supervision, K. Ramkumar: Simulation. I.Vivek Anand: Writing – review & editing; S.B.Rahi: Checked the comparison results and Validation.

## Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

## References

- [1] W.Y. Choi, B. Park, J.D. Lee, T.K. Liu, Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec, IEEE Electron. Device Lett. 28 (8) (2007) 743–745, <https://doi.org/10.1109/LED.2007.901273>. Aug.

- [2] P.-F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weiss, D. Schmitt-Landsiedel, W. Hansch, Complementary tunneling transistor for low power applications, *Solid State Electron.* 48 (12) (2004), <https://doi.org/10.1016/j.sse.2004.04.006>. May.
- [3] T. Nirschl, M. Weis, M. Fulde, D. Schmitt-Landsiedel, Correction to revision of tunneling field-effect transistor in standard CMOS technologies, *IEEE Electron. Device Lett.* 28 (No. 4) (2007), <https://doi.org/10.1109/LED.2007.893272>. Apr.
- [4] A.C. Seabaugh, Q. Zhang, Low-voltage tunnel transistors for beyond CMOS logic, *Proc. IEEE* 98 (12) (2010) 2095–2110, <https://doi.org/10.1109/JPROC.2010.2070470>. Dec.
- [5] A.M. Ionescu, H. Riel, Tunnel field-effect transistors as energy efficient electronic switches, *Nature* 479 (7373) (2011) 329–337, <https://doi.org/10.1038/nature10679>. Nov.
- [6] H.G. Virani, R.B.R. Adari, A. Kottantharayil, Dual-k spacer device architecture for the improvement of performance of silicon n-channel tunnel FETs, *IEEE Trans. Electron. Dev.* 57 (10) (2010) 2410–2417, <https://doi.org/10.1109/TED.2010.2057195>. Oct.
- [7] M. Gholizadeh, S.E. Hosseini, A 2-D analytical model for double gate tunnel FETs, *IEEE Trans. Electron. Dev.* 61 (5) (2014) 1494–1500, <https://doi.org/10.1109/TED.2014.2313037>. May.
- [8] N. Bagga, S.K. Sarkar, An analytical model for tunnel barrier modulation in triple metal double gate TFET, *IEEE Trans. Electron. Dev.* 62 (7) (2015) 2136–2142, <https://doi.org/10.1109/TED.2015.2434276>. July.
- [9] A. Ravindran, A. George, C.S. Praveen, Gate all around nanowire TFET with high ON/OFF current ratio, *Mater. Today: proceeding 4* (No.9) (2017) 10637–10642, <https://doi.org/10.1016/j.matpr.2017.06.434>.
- [10] Bahniman Ghosh, Mohammad Waseem Akram, Junctionless tunnel field effect transistor, *IEEE Electron. Device Lett.* 34 (No.5) (2013) 584–586, <https://doi.org/10.1109/LED.2013.2253752>. April.
- [11] T.S. Arun Samuel, S. Komalavalli, Analytical modelling and simulation of triple material quadruple gate tunnel field effect transistors, *J. Nano Res.* 54 (2018) 146–157, <https://doi.org/10.4028/www.scientific.net/JNanoR.54.146>.
- [12] S. Sant, A. Schenk, Methods to enhance the performance of InGaAs/InP heterojunction tunnel FETs, *IEEE Trans. Electron. Dev.* 63 (5) (2016) 2169–2175, <https://doi.org/10.1109/TED.2015.2489844>. May.
- [13] A.M. Walke, Fabrication and analysis of a Si/Si<sub>0.55</sub>Ge<sub>0.45</sub> heterojunction line tunnel FET, *IEEE Trans. Electron. Dev.* 61 (3) (Mar. 2014) 707–715, <https://doi.org/10.1109/ted.2014.2299337>.
- [14] G. Zhou, et al., InGaAs/InP tunnel FETs with a subthreshold swing of 93 mV/dec and ION/IOFF ratio near 106, *IEEE Electron. Device Lett.* 33 (6) (2012) 782–784, <https://doi.org/10.1109/led.2012.2189546>. Jun.
- [15] A.N. Hanna, M.M. Hussain, Si/Ge hetero-structure nanotube tunnel field effect transistor, *J. Appl. Phys.* 117 (1) (2015), <https://doi.org/10.1063/1.4905423>, 014310-014311–014310-7.
- [16] R. Rooyackers, et al., A new complementary hetero-junction vertical tunnel-FET integration scheme, in *IEDM Tech. Dig.* (2013) 4.2.1–4.2.4, <https://doi.org/10.1109/IEDM.2013.6724558>. Dec.
- [17] N. Cui, R. Liang, J. Wang, J. Xu, Two-dimensional analytical model of hetero strained Ge/strained Si TFET, in: *Proc. Int. Silicon-Germanium Technol. Device Meeting (ISTDM)*, 2012, pp. 1–2, <https://doi.org/10.1109/ISTDM.2012.6222412>.
- [18] G. Naima, S.B. Rahi, Low Power Circuit and System Design Hierarchy and Thermal Reliability of Tunnel Field Effect Transistor, *Silicon*, 2021, <https://doi.org/10.1007/s12633-021-01088-2>.
- [19] M. Gholizadeh, S.E. Hosseini, A 2-D analytical model for double-gate tunnel FETs, *IEEE Trans. Electron. Dev.* 61 (5) (2014) 1494–1500, <https://doi.org/10.1109/TED.2014.2313037>. May.
- [20] E.O. Kane, Zener tunneling in semiconductors, *J. Phys. Chem.Solids* 12 (2) (1960) 181–188, [https://doi.org/10.1016/0022-3697\(60\)90035-4](https://doi.org/10.1016/0022-3697(60)90035-4).